

Physical Design of Digital Integrated Circuits (EN0291 S40)



Sherief Reda
Division of Engineering, Brown University
Fall 2006

Lecture 02: CMOS scaling theory

- Device scaling
- Interconnect scaling
- More implications for design and architecture
- Readings and project assignments





Minimum feature size (gate length)




- Human hair 100 μm
- Amoeba 15 μm
- Red blood cell 7 μm
- HIV virus 0.1 μm
- Buckyball 0.001 μm

MOSFET dielectric effective thickness




➤ Current oxide thickness ~ 1.0 – 2.0nm thickness → 3 – 4 atomic layers of oxide

Processor supply voltages




Average transistor price per year



➤ Average price of a transistor is 0.1 micro cent!




Lithography tool cost



- Fewer and fewer companies can afford to have their own foundries \Rightarrow many turn fabless and outsource their manufacturing




Transistors shipped per year



- In 2003, Moore estimates that the number of transistors shipped is 10 quintillion – about 100 times the number of ants estimated to be stalking our planet



Worldwide semiconductor revenues




- **Worldwide annual chip sales:** ~\$220B (opto: \$17B – processors 30B – DRAM 24B – flash \$16B); **EDA (CAD tools) sales:** ~\$4B (2% of total)
- **Computer/video games (software):** worldwide (\$19B) US (\$7B)
- **Box office:** worldwide ~\$23B US (\$9B); tickets + dvds + tv rights: ~ \$44B
- **Worldwide total software sales** \$383B
- **Worldwide pharmaceutical sales:** \$550B
- **Just Exxon + Chevron 2005 total sales:** ~\$371B + \$193B = 564B



Device scaling


(very idealistic NMOS transistor)



SiO₂ Gate Oxide
(Good insulator, $\epsilon_{ox} = 3.9\epsilon_0$)

(scaled down by L)

scale



SiO₂ Gate Oxide

doping increased by a factor of S

- Increasing the channel doping density increases the channel barrier
- ⇒ improves isolation between source and drain during OFF status
- ⇒ permits distance between the source and drain regions to be scaled

Depletion width $W_D = \sqrt{\frac{2\epsilon_{si}(\psi_{bi} + V_{dd})}{qN_a}} \Rightarrow \text{scales down by } S$


Implications of ideal device scaling

Table 4.15 Influence of scaling on MOS device characteristics			
Parameter	Sensitivity	Constant Field	Lateral
Scaling Parameters			
Length: L		$1/S$	$1/S$
Width: W		$1/S$	1
Gate oxide thickness: t_{ox}		$1/S$	1
Supply voltage: V_{DD}		$1/S$	1
Threshold voltage: V_{tn}, V_{tp}		$1/S$	1
Substrate doping: N_A		S	1
Device Characteristics			
β	$\frac{W}{L} \frac{1}{t_{ox}}$	S	S
Current: I_{ds}	$\beta(V_{DD} - V_t)^2$	$1/S$	S
Resistance: R	$\frac{V_{DD}}{I_{ds}}$	1	$1/S$
Gate capacitance: C	$\frac{WL}{t_{ox}}$	$1/S$	$1/S$
Gate delay: τ	RC	$1/S$	$1/S^2$
Clock frequency: f	$1/\tau$	S	S^2
Dynamic power dissipation (per gate): P	CV^2f	$1/S^2$	S
Chip area: A		$1/S^2$	1
Power density	P/A	1	S
Current density	I_{ds}/A	S	S



Actual scaling trends deviate from ideal


[Nowak'02]



- V_t and V_{dd} are deviating from classic scaling with respect to L_{gate}
- V_t and V_{dd} are rather following scaling trends of V_{dd}



Electrical consequences of actual scaling



Empirically, delay = $C_{gate} V_{dd} / I_{SAT}$
 follows ideal scaling


L_{gate} is dropping more rapidly than t_{ox}
 \Rightarrow more scaling down in C_{gate}

V_{dd} scales down by less than S
 C_{gate} scales down by more than S
 \Rightarrow switching power (per unit area) is
 no longer constant \Rightarrow scales up




Dynamic power was further scaling up in microprocessors

Reason 1: Frequency was doubling ($\times 2$) rather than scaling by just 43% (by pursuing more pipeline stages; each stage has less logic)




[Gelsinger'01]



Reason 2: Die sizes were also increasing in size (see slide 32)




Scaling of standby power



Standby power $P_{off} \propto \frac{1}{t_{ox}} e^{\left(-\frac{qV_t}{mkT}\right)}$

- Even if V_t is kept constant after scaling, P_{off} scales up by S if t_{ox} is scaled down by S
- V_t must be scaled down if V_{DD} is scaled down (otherwise I_{SAT} is weaker and transistor is slow)
- Standby power would further increase by $10\times$ for every $0.1V$ reduction of V_t

Scaling (V_{DD} & V_t) reduces dynamic power, but increases static power (per gate)




bottleneck


At 25°C, Extrapolations suggest that subthreshold power will equal dynamic power at $L_{gate} = 20\text{nm}$




Power/performance tradeoffs



Scaling of lithographic light source wavelength



[source: Okazaki]




projection printing


Scaling of variability



180nm



130nm



[Onodera'06]

- Die-to-die and within-die variations are getting worse but no concrete data is available




BROWN

Lecture 02: CMOS scaling theory

- Device scaling
- Interconnect scaling
- More implications for design and architecture
- Readings and project assignments


Interconnect scaling




- w : width of interconnect (layer dependant)
- s : spacing between interconnects with same layer
- h : dielectric thickness (spacing between interconnects in two vertically adjacent layers)
- l : length of interconnect
- t : thickness of interconnect

Constant thickness scaling versus reduced thickness scaling

reduced thickness scaling



constant thickness scaling




Implications of ideal interconnect scaling

Table 4.16 Influence of scaling on interconnect characteristics			
Parameter	Sensitivity	Reduced Thickness	Constant Thickness
Scaling Parameters			
Width: w			$1/S$
Spacing: s			$1/S$
Thickness: t		$1/S$	1
Interlayer oxide height: h			$1/S$
Characteristics Per Unit Length			
Wire resistance per unit length: R_w	$\frac{1}{wt}$	S^2	S
Fringing capacitance per unit length: C_{wf}	$\frac{t}{s}$	1	S
Parallel plate capacitance per unit length: C_{wp}	$\frac{w}{h}$	1	1
Total wire capacitance per unit length: C_w	$C_{wf} + C_{wp}$	1	between 1, S
Unrepeated RC constant per unit length: t_{wu}	$R_w C_w$	S^2	between S , S^2
Repeated wire RC delay per unit length: t_{wr} (assuming constant field scaling of gates in Table 4.15)	$\sqrt{RCR_w C_w}$	\sqrt{S}	between 1, \sqrt{S}
Crosstalk noise	$\frac{t}{s}$	1	S
Local/Scaled Interconnect Characteristics			
Length: l			$1/S$
Unrepeated wire RC delay	$l t_{wu}$	1	between $1/S$, 1
Repeated wire delay	$l t_{wr}$	$\sqrt{1/S}$	between $1/S$, $\sqrt{1/S}$
Global Interconnect Characteristics			
Length: l			D_c
Unrepeated wire RC delay	$l t_{wu}$	$S^2 D_c^2$	between $S D_c^2$, $S^2 D_c^2$
Repeated wire delay	$l t_{wr}$	$D_c \sqrt{S}$	between D_c , $D_c \sqrt{S}$




Interconnect delay is dominating gate delay




- ★ Gate Delay
- ▲ Sum of Delays, Al & SiO₂
- Sum of Delays, Cu & Low κ
- Interconnect Delay, Al & SiO₂
- ◆ Interconnect Delay, Cu & Low κ

Al $3.0 \mu\Omega\text{-cm}$
Cu $1.7 \mu\Omega\text{-cm}$
SiO₂ $\kappa = 4.0$
Low κ $\kappa = 2.0$
Al & Cu $.8 \mu$ Thick
Al & Cu Line 43μ Long




ITRS predictions imply global wires will most likely be buffered to reduce their delay



- Delay of local interconnects is relatively scaling well; global wires are a problem


Interconnect distribution is roughly the same; more local than global wires



Source: Intel




With scaling the reachable radius of a buffer decreases → we need more and more buffers



- A corner-to-corner (BL-UR) wire in Itanium (180nm) requires 6 repeaters to span die
- Repeaters consume chip area; consume power; add vias

It takes an increasing number of clock cycles to span a die



[Matzke, TI'97]

- ⇒ Wires need to be pipelined (repeaters with states) to maintain synchronization in face of latency variations
- ⇒ Use networks that route packets instead of global wires (network-on-a-chip NoC)




BROWN

Lecture 02: CMOS scaling theory

- Device scaling
- Interconnect scaling
- More implications for design and architecture
- Readings and project assignments


Scaling of transistor delays (with ~constant power density) → scale frequency

[Gelsinger'01]



Pipelines depths were getting shorter → even larger frequency scaling


Number of gate delays in a clock period



Clock frequency was doubling every generation (not just increasing by 43%)



Die size trends




[source De/Brokar'99]

Borkar'99



Total power was increasing (mostly because of $2\times$ frequency + die) until we hit a “wall”




Intel VP Patrick Gelsinger (ISSCC 2001)

“If scaling continues at present pace, by 2005, high speed processors would have power density of nuclear reactor, by 2010, a rocket nozzle, and by 2015, surface of sun.”




Uniprocessor performance (SPECint)






Uniprocessor performance improvement is slowing down (or even stopped)



Leakage power is becoming a bottleneck → increase in power density (w/o freq increase)



Another wall: external memory latency



[Gelsinger'01]



BROWN

Lecture 02: CMOS scaling theory

- Device scaling
- Interconnect scaling
- More implications for design and architecture
- Readings and project assignments

Reading assignments for next lecture

- “Turning Silicon on Its Edge,” IEEE Circuits & Devices Magazine, Jan/Feb’04. ⇒ Yiwen
- “SOI technology for the GHz era,” IBM J. Res. & Dev., Vol. 46. ⇒ Cesare
- “Effect of increasing chip density on the evolution of computer architectures,” IBM J. Res & Dev, Vol. 46. ⇒ Brendan
- “Repeater scaling and its impact on CAD,” IEEE Trans. on CAD, Vol. 23(4) ⇒ Elif