Physical Design of Digital Integrated Circuits (EN0291 S40)

Sherief Reda Division of Engineering, Brown University Fall 2006



Lecture 06: Power Analysis and Reduction

- Power Analysis
- Power Optimizations: Dynamic
- Power Optimizations: Leakage
- Impact of Variability on Power



Total power = dynamic + standby (leakage)



Static/leakage/standby power: power dissipated when no switching occurs

Dynamic power: power dissipated when circuit switches due to signal transition



Dynamic power due to charging/discharging of capacitors



Energy delivered by the supply during input $1 \rightarrow 0$ transition:

$$E_{VDD} = \int_{0}^{\infty} i_{VDD}(t) V_{DD} dt = V_{DD} \int_{0}^{\infty} C_L \frac{dv_{out}}{dt} dt$$
$$E_{VDD} = C_L V_{DD} \int_{0}^{V_{DD}} dv_{out} = C_L V_{DD}^2$$

Energy stored at the capacitor at the end of $1 \rightarrow 0$ transition:

BROWN

Capacitive dynamic power

> If the gate is switched on and off $f_{0 \rightarrow 1}$ (switching factor) times per second, the power consumption is given by

$$P_{dyn} = C_L V_{DD}^2 f_{0\to 1}$$

For entire circuit

$$P_{dyn} = \sum_{i} \alpha_i C_{L_i} V_{DD}^2 f$$

where α_i is activity factor [0..0.5] in comparison to the clock frequency



Dynamic power: short circuit power



- Short circuit power occurs during transition period when both the NMOS and PMOS transistors are on
- Short circuit current is typically < 10%



Dynamic power breakup



1. Gate power reduction via transistor sizing

$$\rightarrow$$
 G_1 \rightarrow G_2 \rightarrow \cdots \rightarrow G_n \rightarrow

Increasing transistor sizes (width):

- reduces effective output resistance
 - \rightarrow reduces time to drive a load
- increases transistor capacitance
 - \rightarrow slows down previous stage
 - \rightarrow increases dynamic power

Transistor-Sizing Optimization Problem (given a circuit): Objective: size all transistors to minimize total power Constraint: meet timing constraints



1. Transistor-sizing problem



Let X_i be the transistor sizes $delay = (R_1 + R_2)C_2 + (R_1 + R_2 + R_3)C_3$ $delay = \left(\frac{A}{X_1} + \frac{A}{X_2}\right) \times \left(BX_2 + BX_3 + C\right)$ $+\left(\frac{A}{X_1}+\frac{A}{X_2}+\frac{A}{X_3}\right)\times\left(BX_3+D\right)$



2. Interconnect power reduction via sizing

- Increasing wire width / thickness
 - increases capacitance \rightarrow increases dynamic power
 - reduces resistance \rightarrow reduces delay
- Increasing spacing between wires
 - reduces capacitance \rightarrow reduces dynamic power
 - takes more area
 - \rightarrow causes congestion and increase capacitance somewhere else

Wire-Sizing Optimization Problem (given placed circuit): Objective: size all wires to minimize total power Constraint: meet timing constraints



3. Power-driven Interconnect P & R

Q: If clock nets consume ~ 40% of total dynamic power, how can we reduce their power as well as total system power?



2. tweak placement to optimize wire lengths depending on their switching activity

 \Rightarrow improves total dynamic power with little impact on timing



4. Dynamic power reduction via multiple V_{dd}

1₆

1/2

1/2

non critical

Dynamic power is proportional to square the supply voltage $P_{dyn} = \sum_i \alpha_i C_{L_i} V_{DD}^2 f$

 \Rightarrow reducing supply voltage reduces power but increases delay

Only reduce supply voltage of non critical cells Problems:

- Two supply networks
- Voltage converters when interfacing subcircuits with different supply voltages



>0, 9/10

 $2/4 > < > O_2 9/11$

critical

path

2/3

7/7

6/4

5.Dynamic power reduction via dynamic V_{DD} scaling

- Scaling down supply voltage
 - reduces dynamic power
 - reduces saturation current
 - \rightarrow increases delay \rightarrow reduce the frequency

Dynamic voltage scaling (DVS): Supply and voltage of the circuit should dynamic adjust according to the workload of our circuits and criticality of the tasks



6. Clock tree gating to reduce dynamic power



 Since clock accounts for large fraction of total power, *clock gating,* gates the clock signal from idle subcircuits (units) saving lots of power



Lecture 06: Power Analysis and Reduction

- Power Analysis
- Power Optimizations: Dynamic
- Power Optimizations: Leakage
- Impact of Variability on Power



Leakage current components



- I1: pn junction reverse-bias current
- I₂: subthreshold leakage (weak inversion) $I_{sub} = KWe^{\frac{-V_{th}}{nT}}(1 e^{\frac{-V_{DS}}{T}})$
- I₃: Gate tunnel current
- I₄: Hot carrier current
- I₅: Gate-Induced Drain Leakage
- I₆: Punch-through current



1. Leakage reduction via transistor stacking

<u>When M_1 and M_2 are both turned off:</u>

 \rightarrow Current through M1 and M2 increases V_M > 0

 $\rightarrow V_{\text{GS}}$ = V_{GM} becomes negative

- \rightarrow Subthreshold current reduces
- $\rightarrow V_{bs}$ of M_1 becomes negative reduces V_t of M_1
- \rightarrow reduces leakage current



Leakage of a two-transistor stack is an order of magnitude less than leakage in a single transistor

 \rightarrow Dependence of leakage current on the state of the inputs (L[00], L[01], L[10], L[11])



1. Leakage reduction via PI setting

C17 from ISCAS'85 benchmarks



Problem: Find a primary input vector (n bits) that would minimize the total standby leakage current?

Heuristic solutions are in assigned readings!



2. Leakage reduction via adjusting of V_{th}

- Leakage depends exponentially on V_{th} . How to control V_{th} ?
 - Remember: V_{th} also controls your saturation current \rightarrow delay



2. Leakage reduction via the use of multiple V_{th}

A. High-threshold sleep transistors



B. Dual threshold CMOS



Assign high V_{th} cells to non-critical cells; low V_{th} to critical path cells



3. Leakage reduction via V_{DD} Scaling



In short-channel transistors:

- Scaling supply voltage reduces V_{th} (Drain Induced Barrier Lowering DIBL)
- Reducing V_{th} increases leakage



4. Leakage reduction via Cooling



Impact of temperature on leakage current



Lecture 06: Power Analysis and Reduction

- Power Analysis
- Power Optimizations: Dynamic
- Power Optimizations: Leakage
- Impact of Variability on Power



Impact of V_{th} variations on power

Both MOSFETs have 30nm channel with 130 dopant atoms in the channel depletion region







threshold voltage 0.97V thre [source: Asenov'99]

threshold voltage 0.57V

Below-nominal values for threshold voltage increases leakage currents



Impact of temperature variations on power

Temperature profile of PowerPC 970 [Rohrer'04]

Impact of temperature on leakage current



- Runtime Variations in temperature increases leakage current (compared to leakage @ room temperature).
- Increases in leakage current lead to further increases in temperature!



Assigned Readings

- Short-Circuit Dissipation of Static CMOS Circuitry and its
- Impact on the design of Buffer Circuits [Veendrick'84]
- Elif
- Adaptive Body Bias for Reducing Impacts of Die-to-Die and within-dir parameter variations on up frequency and leakage Nuno
- Wattch: A Framework for Architectural-Level Power and Analysis and Optimizations Yiwen

