

b. (3 points) The stall caused by back-to-back data-dependency between instructions cannot be eliminated by further bypassing. But IPC can be restored to 1 if two independent threads are interleaved (fine-grain) in the pipeline. Consider two segments ..., $I_{1:A}$; $I_{1:B}$; $I_{1:C}, \dots$ and $\dots, I_{2:A}$; $I_{2:B}$; $I_{2:C}, \dots$ from two independent instruction streams. Instructions $I_{1:B}$ and $I_{1:C}$ have back-to-back data dependence. Instructions $I_{2:A}$ and $I_{2:B}$ also have back-to-back data dependence. All other instruction pairs are dependence free. Complete the following Pipeline Resource Diagram for their execution on an interleaved pipeline.

	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t_9	t_{10}	t_{11}	t_{12}	t_{13}
IF	$I_{1:A}$													
DE		$I_{1:A}$												
EX1			$I_{1:A}$											
EX2				$I_{1:A}$										
WB					$I_{1:A}$									

c. (2 points) Values written to the register file in the WB stage is only available for reading by the DE stage in the next cycle. If we wish to eliminate all forwarding paths from the processor, how many threads must be interleaved in the new datapath to maintain $IPC=1$?